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ABSTRACT 
In the work of this thesis, microprocessor , - based 
software and hardware have been designed to p~rform the 
functions of the PDP - 9 Dectape controller. For 8-bit data 
transfer, seven functions were implemented in software that 
simulate the move, stop, search, read, write and formating 
functions of the PDP - 9 Dectape controller. The hardware 
is designed to interface the Dectape Transport with the 
microprocessor, as well as to amplify and temporarily store 
signals. The new controller is implemented with an 
inexpensive Motorola 6800 microcompuier. Hence, the Dectape 
transports can be used with any computer or with special, 
exp~rim~ntal apparatus. Sixteen-bit transfer was also 
attempted but the resulting system still requires more 
testing and development. 
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INTRODUCTION 
A PDP 
department of 
Rhode Island 
9 minicomputer ·has been operating in the 
Electrical Engineering of the University of 
since 1969. This system is becoming old and 
difficult to aaintain. Nevertheless. the tapes and the tape 
transports can be used with any computer. given a 
controller and interfaces. 
The PDP - 9 TC02 Controller is used to direct the TU55 
Transport to read forward or in reverse. to write forward 
or in reverse. to stop and to go[1.2,3]. as well as to 
write the timing and mark tracks on the tape(formating). 
These operations have been implemented with a 
microprocessor based software and hardware system. The 
software is divided into seven subprograms. These 
subprograms can be called up separately. thus, simulating 
the programming of the original .TC02 controller. The 
functions of some of ~he original hardware circuits. for 
example. the up to speed delays and the status 
register. have been implemented in software. The seven 
subprograms implem:nt the following functions: STOP, MOVE 
FORWARD and REVERSE, CHANGE DIRECTION, SEARCH, READ, WRITE 
and FOR!ATING. 
The hardware consists of shift registers to 
temporarily store the word to be read or to be written, 
decoders to detect specific codes in the tape, interfaces, 
as vell as aaplifiers to aatch the signals from the tape to 
the signals which are required for the microprocessor. 
The microprocessor based controller can identify 
each one of the codes prevritten in the tape, count them, 
and select the exact location in the tape for reading or 
writing. The controller can cause the tape to stop at a 
location specified by the program. It can change the 
direction of motion of the tape at any desired time or 
block, make the tape go from one end to the other, or start 
the read or write functions whether in forward or in 
reverse. The controller can also, as the PDP - 9 does, 
format the tape with the number of blocks and words 
desired. 
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THE TC02 CONTROLLER[2] 
A typical PDP 9 tape system consists of one TC02 
controlle~ and up to eight tape transports. 
The controller uses the Manchester phase recording 
technique rather than an amplitude sensing technique; thus, 
the tape speed need not be a precisely controlled 
parameter. Actually, the speed varies ±20 I, depending upon 
the diameter of the tape pack on the reel. 
The controller uses a 10 - track read-write head. 
Tracks are arranged in five nonadjacent redundant channels: 
a timing channel. a mark channel, and three information 
channels. 
The timing ani mark track channels control the timing 
of operations within the TC02 controller unit and establish 
the format of data contained on the information channels. 
The timing and mark 
normal data reading 
channels. Information 
channels are recorded prior to all 
and writing on the inforaation 
read from the mark channel is used 
during reading and writing of data. to indicate the 
beginning and end of data blocks and to determine the 
functions performed by the system in each control function. 
The format of the tape is shown in fig. 11. 
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Fig. 11 TC02 tape format 
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Information is stored on the tape in blocks of 
flexible length determined by information on the mark 
track. Each block contains data and control words as shown 
in fig. #2. 
-- _ .._ .. .....__ 
Ol • 01.1 
01.1 
...,..._ __ _ 
-----. ..,. lllW---
__ .,_ 
--
,.. __ _ 
_,_ .. ,._ 
Fig. 12 block format 
A given change of polarization on tape read in one 
.8 
direction 
produced 
g-
produces a pulse opposite in polarity to that 
when the tape is read in the opposite directionG 
consequently, a mark code read in the reverse of the 
direction in which it was recorded has the order of bits 
revers~d and the bits themselves complemented. This 
correspondence is called complement obverse~ 
since the system allows reading and writing in bo~h 
directions of tape action, the mark track is coded to 
present the same information when entering a block from 
either direction. As an example, the following three mark 
codes are used in the controller. 
FORWARD 
70 
REVERSE (complement obverse) FUNCTION 
70 word mark 
26 45 block mark 
10 13 lock mark 
RECO~DING LOGIC 
The Manchester recording system used in the controller 
requires two pulses to write each bit in a channel. Th e 
first pulse, loads the write flip flop with the value of 
the bit to be written. The second pulse, complements the 
flip flop, depending on its state. The first pulse may or 
may not cause a polarization change on the tape. The second 
pulse however, does cause a tape polarization change, 
because as a complement input, it changes the flip flop 
state. Fig. t3 shows the Bead/Write logic, waveforms and 
the head connection with the amplifier. 
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Fig. t3 Bead/Write logic. 
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NOTE: This information has been taksn from the TC02 Dectape 
control Maintenance ~anual and the TU55 Dectape Transport 
Manual of the PDP - 9. 
PROGRAMMING 
In programming the TC02 controller, a status register 
must be loaded with the corresponding information. Seven 
instructions in the PDP 9 computer are available for 
this. With the loading of the status register, seven 
different functions can be programmed. They are: Move, 
Search, Read data, Read all, Write data, Write all, and 
· iri te timing and Mark track[ 2 ]. 
As an example of how to use the PDP - 9 instructions 
to program the controller, the following program searches, 
reads and writes 10 words, from location 100 to 1012 in the 
PDP - 9 memory. 
MEMORY 
00 
01 
02 
03 
04 
05 
06 
01 
10 
11 
12 
13 
14 
15 
16 
10 
11 
INSTRUCTION 
SEARCH 
LAC 
DTLA 
DTEF 
JMP 
LAC 
DTLA 
DTDF 
JMP 
READ 
LAC 
DTXA 
LAC 
DAC 
DTDF 
JMP 
HLT 
WRITE 
LAC 
DTXA 
32 
02 
33 
06 
35 
34 
30 
14 
36 
11 
CO!!~ENTS 
load status register 
skip on error flag 
loop 
load status register 
skip on flag 
loop 
load read code 
skip on flag 
loop 
stop 
load write code 
12 
12 LAC 34 load word counter 
13 DAC 30 
14 DTDF 
15 JMP 14 
16 HLT stop 
ME!!ORY REFERENCES 
30 777634 word counter we 
31 001000 current address CA 
32 370000 move reverse 
33 331000 forward search 
34 777766 10 words 
35 003000 mask bit for read 
36 005000 mask bit for write 
The search program starts loading the status register 
vi th the move reverse code, then checks for end of tape 
line 02. When the end of tape is reached, it loads the 
status register vi th the search forward code and stops in 
line 07 vhen the block #100 is reached. 
The read and write programs start in line 10 
immediatly after the search program, and load the read 
- - (write) code from aemory locations 35 (36) into the status 
register. Then they check for the Dectape flag which is set 
vhen the vord counter reaches zero and stops the motors. 
When programming, there are two hardware delays that 
have to be considered. The first is the 5 microsec. delay 
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which insures that no direction signal changes occur during 
a stop operation. This delay cannot be controlled by 
software, but it is important to take it into 
consideration, for better understanding of the system 
function. The second delay is the 140 msec. up-to-speed 
delay. This is the most important delay and it can be 
controlled by program. This makes it extremely important 
because a program can fail if the delay has not been taken 
into consideration when programming. This delay starts, 
each time the status register is loaded, and lasts 140 
asec. During this time no flags are read. Then if the 
status registsr 
go out of the 
is loaded near the tape end, the tape can 
reel without any flags being read. This 
situation is particularly critical when a controller is 
programmed to stop at the end of the tape, loads the status 
register in each loop. Even though the program is logically 
correct, it will fail because the loading of the status 
register in each loop, will automatically start the 140 
msec. delay each time, thus inhibiting the read out of the 
end flag. 
As an example of the above problem, the following is a 
move to end and stop program which does not work as 
- expected because the status register is loaded in each 
loop. 
00 
01 
LAC 
DTLA 
32 
MOVE 
load status register 
02 
03 
04 
DTEF 
JMP 
HLT 
00 
skip on error flag 
loop 
stop 
14 
In order _. to make the program work, the jump should be to 
location 02, rather than 00. 
is· 
THE 6800 CONTROLLER 
All the functions of the TC02 controller can be 
realized using a 6800 microprocessor and some hardware. 
A program that performs the functions of the TC02 
controller has been created and the hardware implemented to 
interface the microprocessor with the transporter. 
The program bas been divided into seven subprograms 
which implement the following functions: Stop, Move Forward 
and Reverse. Change Direction. Search Forward and Reverse, 
Read Forward and Reverse, Write Forward and Reverse and 
Formating. 
Each function (subprogram) can be called independently 
of each other. For instance, Move Reverse, Change 
Direction, Search and Stop can be called to perform a 
search function. Before calling the search subprogram, it 
is necessary to load the WC (word counter) memory location, 
as it is done in the PDP - 9 minicomputer. The WC is in 
locations 01AF and 01BO giving a 16 bit capacity or FFFF 
hexadecimal possible blocks count. Any valid method for 
loading the we ~s allowed, but since it is 16 bit word, the 
LDA X and STA I (load and store the index register) 
- instructions are preferable. They should be programmed 
before the call search command. 
Each subprogram is called with the following 
instructions: 
STOP 7EOOOO 
soVE REVERSE 
MOVE FORWARD 
CHANGE DIRECTION 
SEARCH 
READ 
WRITE 
FORMATING 
BD0020 
BD0027 
BD0049 
BD0071 
BD00A3 
BDOOEB 
0000 
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the formating subprogram was made separately for two 
reasons. First, there were not more memory available for 
more programs and second, its use is not as frequently as 
is the rest of the programs. 
The stop subprogram can jump to a special error 
subroutine, which shows whether the stop is a correct 
action or is due to an error in the perfor•ance of any of 
the former programs. This is done, by starting .the stop 
subprogram at two different locations. When there is no 
error, the first one loads a particular code in a memory 
location and initializes an optional display subroutine. 
The second location is started when an error occurs during 
the operation of any subprogram. A subroutine detects it, 
by checking the interrupt flag any time an interrupt 
occurs. Then a particular subprogram is started which loads 
the code for the optional display subroutine. 
The stop subprogram stops the motor aovement by 
placing a zero in the motor move line of the transporter. 
This signal is converted into a PDP - 9 standard -3V 
control signal by the circuit shown in fig. t 4 (9] 
-3V 
3J0-'1. 
Fig. #4 TTL to PDP - 9 Logic Level Converter 
The stop subprogram also loads the direction control 
line of the transporter with a forward code by placing a 
zero through a circuit similar to the stop signal circuit. 
HARDWARE IMPLEMENTATION 
The following is a description of the hardware 
designed to interface the 6800 Dectape controller with the 
PDP - 9 Transporter. First there is a brief discussion of 
the · PDP - 9 read/write amplifier and the circuit designed 
to substitute it, after that, there is a discussion of the 
interface and registers. 
READ AMPLIFIER 
The TC02 amplifier is a high gain differential 
aaplifier with a positive feedback. When a signal of either 
polarity is sensed by the head, the read amplifier outputs 
switch inmediately (see fig. t3). [2] 
The read amplifier outputs o and v, are standard logic 
Ot 
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ievels of -3V and ground. When input E is more positive 
than input D. V is asserted at ground and U is negative; 
when D is more positive. the output levels reverse. Because 
of positive feedback. the read amplifier oscillates in the 
absence of input signals. [2] 
The inputs coming from the heads are differential signals. 
centered at ground. The input impedance is 400 ohms. A 
nominal input signal is a sine wave between 5 to 30 KHz •• 
at 20 mV. 
Th€ Read/Write amplifier circuit of the TC02 
controller is shown in fig. 15. (2] 
R31 R34 lt311 
ltl Rt ltll Riii 
.... lt20 !tit Rl4 RH ltH Cl 
lt4 
"" 
02 Cl Cll 
lt13 
04 DI 
IUI 
07 
Al It! ltl ltlO 
Fig. #5 TC02 read/write amplifier 
lt37 
D23 
DH 
A LM311 Voltage Comparator was used to perform the 
read operation in the 6800 controller. The following are 
its electrical specifications. 
4 t!OV 
C,f 8NO 
027 
DH 
Diii 
D24 
RH 
I -15V 
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LM311 SPECIFICATIONS [ 4] 
Total voltage supply 36V 
Input off set voltage 2mV 
Input off set current 6nA 
Input bias current 100nA 
voltage gain 200V/mV 
Response time 200ns 
saturation voltage 0.75V 
Yin ~ -1omv, Iout = 50mA 
The main advantages of the LM311 for this project are 
its compatible output with TTL logic gates, its high gain 
and its good response time (slew rate). 
The following are the response time characteristics 
for various overdrives. (14] 
AespoMI Time for V•ious 
~ Input OverdriW91 ~ 
RelPGn9 Time for V•ious 
Input o..ctr;,,.. 
! 5 ~ .............. +r-+ 
i • ~ 
i J i ; z~~~----------- ~ 0 • 
> > ! .I 
= 
,. .. 
. I 
c ~ ... M ~ 
> I 
i _,. 
i u u u ui !! 
T•"'91 
l.J u 
T-~ 
Fig. t6 LM311 response time 
u u 
The following is a fast view of the operational 
amplifier and the comparator. 
THE OPERATIONAL AMPLIFIER 
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An operational amplifier as shown in fig. t7 is a 
direct-coupled device with differential inputs and a 
single-ended output. (12,13,14] The amplifier responds only 
to the difference in voltage between the two input 
terminals, not to their common potential. 
Pig. 17 basic Op Amp. 
A positive going signal at the inverting input, while 
holding the other input at ground produces a negative going 
signal at the output, whereas the same signal at the non 
inverting input produces a positive going signal at the 
output. With a differential input voltage Ein, the output 
voltage Eo will be AvoEin, where Avo is the gain of the 
- aaplifier. The following are the ideal properties of the 
OpAmp. [ 12, 13, 1 q ] 
1- infinite voltage gain Avo 
2- infinite input resistance 
3- zero output resistance 
4_ infinite bandwidth 
5- zero input offset voltage 
From these properties a basic non inverting 
configuration is designedo 
The fig. 18 shows a basic non inverting amplifier. 
Rf 
.__-------4+ 
Fig. t8 non inverting OP Amp 
Since Es=O from property 1, the following 
relationships hold: 
Iin = Ein/Rin 
If = Iin = Eo/Bf 
Ein/Rin = Eo/Bf 
lhere: 
Iin = input current 
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If = feedback current 
Ein = input voltage 
Eo = output voltage 
Rin = input resistance 
Rf = feedback resistance 
In terms of gain, 
gain = Eo/Ein = Rf/Rin 
22 
Then, the gain can be varied by adjusting either Rf or 
Rin. 
THE CO~PARATOB (12,13,14] 
A comparator circuit is one that provides an 
indication of the relative state of two input potentials. 
The comparator output will indicate whether the input 
signal is above or below the reference potential. Op Amps 
may be used as comparators, but a true comparator differs 
from an operational amplifier in several respects. A 
comparator has a slew rate as much as 100 times faster than 
that of an Op Amp. It is not frequency compensated and thus 
would probably be unstable if negative feedback were 
applied. the CMRR (Common ~ode Rejection Ratio) and PSRR 
(Power Supply Rejection Ratio ) are not always specified in 
comparators. 
A basic comparator circuit is shown in fig. 19 
--+------+----~·~Vi.., 
~ref 
- ~~-t) 
----· 
Fig. #9 basic comparator circuit 
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In this circuit the amplifier is operated in an open 
loop condition; therefore, the voltage difference required 
to change the output from one stat~ to the other is quite 
small, essentially: 
Eo (sat) -[- Eo (sat) ] /Avo 
Since this voltage is but a few hundred microvolts, 
the doainatin9 factor that determines the exact threshold 
is the offset voltage of the amplifier, which may be as 
great as ±10 mV. 
For this reason precision comparators should be 
nulled, so that when the output is zero, the input 
differential voltage will be as close to zero as practical. 
Furthermore, any source resistances in the input path 
should be selected so as to minimize the offse~ voltage. 
ZERO CROSSING DETECTOR 
A zero crossing detector is a comparator with the 
inverting lead grounded and the input signal applied to the 
noninverting lead. When the input voltage is slightly aore 
positive than 
24 
the zero reference voltage on the inverting 
iead, the output slews to positive saturation. Conversely, 
when the input signal voltage is slightly more negative 
than the reference voltage (zero volts)• the output slews 
to negative saturation. The crossover point is at the zero 
reference voltage; thus it is called a zero crossing 
detector. [ 14] 
zero crossing detectors are subject to chatter at the 
crossing point. This usually occurs vhen a noise voltage is 
present on the signal. In fig. 110, a chatter situation is 
illustrated. (14] 
"Chatter" at zero 
crossing 
Fig. 110 chattering problem 
In order to control the chattering, an hysteresis loop 
is introduced d h h · f · 1 aroun t e comparator as s own in ig. I 1. 
[ 14] 
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~ 
.... v'" (s. .:J J 
~ 
--tTP 0 UTP 
1#- I - llo( 
I I 
~. 
Fig. #11 Hysteresis 
Positive feedback is introduced by feeding a portion 
of the output signal back to the noninverting input. 
By introducing R2, positive feedback is developed 
across R1. If the output is high, R2 will feedback a signal 
which will be added to the reference voltage. This voltage 
increment will be: 
Inc. Vref = (Eo(sat)-VrefJ R1/i1+R2 
aaking the new reference voltage. 
OTP= Vref + Inc. Vref = Vref + (Eo(sat) - Vref ]R1/R1+R2 
In the negative region, the voltage feedback to R1 is: 
Inc. Vref = (-Eo(sat)-Vref]R1/R1+R2 
•aking the new reference voltage. 
LTP = Vref+Inc.Vref = vref+(-Eo(sat)-Vref]R1/R1+R2. [12] 
lhere: 
OTP = Upper Threshold Point 
LTP = Lover Threshold Point. 
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with these results, a comparator using the LM311 was 
designed. Positive feedback was used to perform hysteresis. 
The circuit was tested. but its performance was not as 
expected because little hysteresis did not get rid of the 
noise and large hysteresis changed the output signala 
Instead of the hysteresis, a low pass filter was designed 
and proved to work well. 
The read amplifier designed is shown in fig. #12. 
r 1 , ,,..,,, 
L M 311 
Fig. #12 Bead Amplifier 
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IRITE AMPLIFIER 
The write amplifier used in the TC02 controller, is a 
high current gain amplifier which has ±3V standard PDP - 9 
input voltage and a output of 0 to -15V with a 180 mA 
current capacity. (2) 
A circuit was designed that produces the same output 
signal as that of the PDP - 9 write amplifier. The first 
stage works as an interface between the TTL and the PDP - 9 
voltages and currents necessary to drive the write 
amplifier. The second stage is a current amplifier that 
sinks 180 mA when the transistor is in saturation. Then, 
the maxiaum power disipation is (see fig. 114 ): 
90mA • 7.SV = 675mW. 
A 1W NPN transistor was choosen for the last stage, 
the base current (for hfe=100) will be 1.80 mA and to 
assure this current a maximum base resistor of: 
BB = 15.2V/1.8mA = 8.33K is necessary. 
A value of 5.12K was choosen. The three diodes in the 
eaitter and collector circuits assure the current flow in 
the positive sense needed by the head coils and fix a 
Yoltage drop that allows the nessesary current. 
The first stage is an interface circuit that converts 
the 0 to SY TTL signals into the current necessary to drive 
the write amplifier. A PNP transistor was used as shown in 
fig. 113. The power and current calculations are: 
Ic1 = 3-(-15)V/7.5K = 2.SmA 
Ic2 = 3-(-15)-1.4/1K= 16.6mA 
Ic=Ic1+Ic2=16.6+2.5=19.1mA. 
Ib(sat)=19.1/100=0.19mA~ 
pow er= 9 • 1 O = 9 0 mW. 
Rb=3V/0.19mA=15K. 
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The fig. t13 shows the circuit designed for the first 
stage. 
+3V 
PNP 
Ic 1 
Fig. #13 First stage of the write amplifier 
The write amplifier circuit were builded up and 
tested, working as expected. 
amplifier is shown in fig. 114. 
The circuit for the write 
29 
;~- • 
(i'S n. lo r~e Ilea.. (i 
l-PNP NPN 
Fig. #14 Write Amplifier 
Fig. #15 shows a photograph of the output signals 
coming from the TC02 controller write aaplifier and the 
signals coming from the designed circuit. 
Fig. 115 pulses from the write amplifier 
a) TC02 b) 6800 
30 
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INTERFACE CIRCUIT 
The information coming from the tape is a train of 
pulses that have to be loaded into the microprocessor 
memory synchronized with the time information and the mark 
codes also coming from the tape at the same time. 
The read out of the timing pulses, is used to 
synchronize the entire system. Fig. #16 shows photograps 
of the timing pulse generated by the circnit designed in 
comparison with the time signal generated in the PDP - 9 
controller. 
Fig. #16 a) PDP - 9 Timing 
32 
Fig. #16 b) 6800 Timing 
The read out of the mark track is used to identify the 
codes vritter. on the tape (see fig. t2). The mark track 
signal is connected to the serial input of a shift register 
(see fig. #21) which is shifted by the timing signal. The 
shift register is a SN74164 serial input parallel output 
TTL integrated circuit. Its parallel outputs are connected 
to two decodersr a fixed 22 decoder and a programmable 
decoder designed with exclusive or gates. This decoder is 
programmed by software through the A side of the PIA1 
· (Peripheral Interface Adapter 1). (9] 
ROTE: The 22 decoder, the programmable decoder as well as 
the interface circuit for driving the brakes and actors of 
the TUSS were designed in a previous work by Allan Field. 
[9] 
Fig. 117 shows these designs. 
' 7 
~---MOTION 
~---1)1R£CTIDH 
Fig. 117 Decoders and Interface 
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Pig. 118 shows photographs of the signals from the 
shift register that go to the programmable decoder. The 
pulses have been displayed using a Tektronix WR501 Word 
Recognizer and LA501 Logic Analyzer. 
Fig. 118 a) 26 Mark Track Code 
b) 70 Mark Track Code 
34-' 
one 
in 
been 
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Two PIA's are connected to the interface, the first 
(PIA1) is the regular PIA coming with the MEK 6800 kit 
address locations 8004 to 8007, the second (PIA2) has 
assembled and located in addr~sses 4004 to 4007 
(addresses 9004 to 9007 and 5004 to 5007 r~spectively, 
select the saae PIA's, due to a partial decodification of 
address lines in the kit). The B side of both PIA's are 
used for reading and writing the 16 bit word into the 
read/write registers. 
The interrupt lines of PI11: CA1, CB1, Cl2, and CB2. 
are connected to the 22 decoder outpu~, the programmable 
decoder output, the read/write shift register control line 
and the write enable control respectively. 
CA1 is an input and comes directly from the 22 
decoder. It goes high each time that the tape reaches the 
end or beginning. This pulse causes an interrupt in the 
Move subprogram that makes the system jump to a Change 
Direction subroutine or to the Stop· subprogram. It also 
stops and initializes the optional display subroutine, any 
tiae that the end or beginning ocur~s when the Search, Read 
or Write subprograms are running. 
CB1 is an input and comes directly from the 
· programmable decoder. This decoder is set up by the 
Program, through lines O to 5 of the PIA1 side A, and 
decodes, 26 (block mark), 70 (word mark) and 10 (final 
•ark). The 26 mark, is used to count the number of blocks 
in the search b h + h 10 k · d · su program, v ereas w e mar is use in 
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the Read and Write subprograms to decide when to read or 
write a word. 
cA2 is used as an output and gots to the read/write 
shift registers to control the parallel load. 
cB2 is used as write enable by the program and is high 
all the time that the write program is running. CB2 goes 
low and remains low in the rest of the programs, so 
inhibiting any posibility of undesired writing. 
output lines 0 to 5 from the PIA1 side A go to the 
programmable decoder which selects any of the mark track 
codes to produce an interrupt through the CB1 interrupt 
line. 
outpu~ lines 6 and 7 are connected through an 
interface to the motion and direction lines of the TU55 
Transport respectively. 
PIA2 was added to the MEK 6800 Kit and operates at 
addresses 4004 to 4007. The eight outputs from PIA1 side B 
and the eight outputs from PIA2 side B have been connected 
to the read/write shift registers to perform the read/write 
operations. 
The read/write shift register used in the interface is 
the SN74S299 integrated circuit. Select lines so and 51 of 
· this circuit control parallel loading and serial shift. 
lhen 51 is high and SO low, the register shifts to the 
left, when 51 and so are both high, the register loads in 
Parallel, synchronous with the clock pulse (timing from the 
tape). Then, connecting 51 to Vee and so to CA2, the shift 
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and parallel loading can be controlled by the program. 
9aking the CA2 line high, the register loads in parallel 
whereas, making CA2 low, shifts left. The SN74S299 shift 
regist~r and its function table is shown in fig. t19. 
FUNCTtON TABLE 
INPUTS INPUTS/OUTPUTS OUTPUTS 
FUNCTION OU'Tl'UT 
MOOE SELECT 
SERIAL 
CLEAR CONTROL CLOCK AJQA B/Oe CJac D/Oo E/QE F/QF G/Clc; HIQH QA' QH' 
S1 ID (i1t Git SL SR 
L x L L L x x x L L L L L L L L L L 
C.• L L x L L x x x L L L L L L L L L L 
H L L L L x x x OAo Cleo Cleo Ooo Oeo OFo ClGo OHO OAO OHO Ho6d H x x L L L x x 0AO Cleo Cleo Ooo Oeo 0Fo 0Go OHO OAO OHO 
H L H L L t x H H OAn Oen Oen Oon Oen 0Fn ClGn H ClGn Shift Rigt'lt H L H L L t x L L 0An Oen Oen Oon Oen 0Fn °<Jn L °<Jn 
H H L L L t H x Oen Oen Oon Oen 0Fn Con OHn H Oen H Shift l.6tt H H L L L t L x Oen Oen Oon Oen 0Fn °<Jn 0Hn L Oen L 
L.o.:I H H H x x t x x • b c d • f g h • h 
tWhen one or both output controt1 ... high the eight input/output 18rminals ere di~_led to dw high-impedance state : however, 
19QU8f1ti•I operatior1 or c:IMr"tng of the f'9gister ii not .ttec:ted. 
a .. . ti • the 19vel of the n..dy-ft9tl9 input et Inputs /I. 1hrQU9t't H, r...-:tively . Tl\99 date ere l«Mded Into the flip-flops while the flip-flop 
OU11PUts .-. leoln.d from 1he input/ou1PUt terminals. See •Pi.nation of function..,,_ on pege 3~ . 
In fig a 
connections 
Transport .. 
.. ,F1 IH1f1 
Lfn lllG H"• 
SL Clo-I' HJO.. F /Of 0 /0o 8 i!le Iii' 
ID ~-G/Qc; 
001'"'-'1" 
Cl)NTlllQl..S 
CLEA~ 
Fig. t19 Shift register SN74S299 
120 is shown the hardware designed and its 
with the 6800 •icroprocessor and with the TOSS 
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In Fig. #21 is shown the interface alone, while in 
fig. 122 is shown the Read/Write shift registers. The B 
side 
is, 
most 
on. 
of both PIA's are connected in the order shown, that 
from bit 16 to bit 1. The PIA1 side B output 1 is the 
significant bit and it is connected to bit 16, and so 
The least significant bit, bit 1, is connected to PIA2 
side B output O. 
Data from the three read data tracks enters in serial 
form into pin 118 and data to the three write data tracks 
comes out in serial form from pin ta. SO signal pin #0 
from the three registers is connected together and is used 
for parallel to serial load. 
The timing pulses coming from the read out of the 
timing track, have been converted into narrow pulses by the 
circuit shown in fig. 123. This transformation is don~ to 
avoid synchronization probleas due to simultaneous edge 
transitions in different parts of the circuit. 
The circuit designed to generate the timing pulses and 
the word assembler for the formating of the tape(timing and 
mark tracks) is shown in fig. 12q. 
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SOFTWARE IMPLEMENTATION 
The software has been implemented in seven 
subprograms. Each one can be called independently of all 
the others. In combination, they can perform the read or 
write function in any desired location or direction on the 
tape. 
The interface between the software and the hardware is 
the PIA's, A and B outputs. PIA1 output A is connected 
through an interface to the motion and direction inputs of 
the oectape Transporter, as well as to the programmable 
decoder. Outputs 6 and 7 are connected to the direction and 
motion inputs, while outputs 5 through 0 are connected to 
the programmable decoder. 
The PIA1 and PIA2 output B has its 8 bits connected to 
the Read/Write shift register. 
Pig. 125 shows how the PIA's are connected to the 
interface hardware. 
The following is a description of the performance and 
interrelation of the seven subprograms listed below~ 
STOP 
This subprogram has tvo starting addresses, 0000 and 
0006. The first one is the natural stop. The second is used 
when there is an error due to a false interrupt~ rather 
than to the programmable decoder interrupt (ie. if the end 
Of the tape is reached). Lines 0006 to 0011 are the PIA1 
initialization, the control register is set to inhibit the 
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interrupt acknowledge, and the output register A is set to 
output pins 6 and 7. Pin 6 is connected (see fig. t25) to 
the motion input of the Dectape Transporter, and pin 7 is 
connected to the direction input of the Transporter. 
Lines 0013 to 0015 perform an AND function to change 
only th~ motion bit to zero. This stops the tape, but does 
not change the direction, thus making the stop smooth in 
any direction. Linss 0019 and 001B erase the flags fro• the 
control register. Line 001D brings the control to an 
optional display subroutine that can display an error 
message if desired. 
MOVE 
This subprogram also has two starting addresses, 0020 
and 0027, which ~orrespond to Reverse motion and Forward 
motion, respectively. First, the accumulators are saved 
onto the stack; then either the reverse or forward codes 
are loaded into accumulator B. These codes make pin 6 
equal to one and pin 7 equal to one ·or zero, depending on 
the direction. Lines 002C to 0037 show the PIA1 
initialization. Th~ control register A is set to inhibit 
the interrupt and to recognize a low to high transition in 
the interrupt line CA1. This corresponds to the output of 
the end/begin decoder in fig. t25. The output register A is 
set to output pins 6 and 7. Line 0039 stores the motion 
code(reverse or forward) into the output register A which 
starts the motion. Lines 003B and 003D clear the flags, 
While lines 003P to 0044 check for flag A set. Whenever the 
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interrupt flag A is set (due to end or begin mark track), 
the accumulators are retrieved from the stack and the 
control is passed to ~he main program. 
CHANGE DIRECTION 
This subprogram changes the direction bit of the 
output register A without affecting the rest of the bits. 
It also allows a delay of . 140 ms. in order to give the 
motors time to change direction. 
The subprogram starts at line 0049, inhibits the 
interrupt acknowl~dge, then saves the accumulators onto the 
stack. Lines 004C to 0051 load the output register A and 
change the direction bit, no matter what the former 
direction was. Lines 0054 to 0058 cause a 140 ms. delay. 
Then the accumulators are retrieved from the stack and the 
control is returned to the main program. 
GENERAL SUBROUTINE 
This subroutine is common for the search, read and 
write subprograms. It is called any time an interrupt 
acknowledge is set. It checks whether the interrupt is du€ 
to the programmable decoder (flag B) or to an end/begin 
•ark track (flag A). In case of a end/begin interrupt, a 
code for the optional display subroutine is set, (lines 
0062 to 0064) and the stop subprogram is called. In case of 
a correct interrupt, the flags are cleared and the return 
from interrupt is called. 
SEARCH 
This subprogram looks for a specific block within the tape 
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either in forward or reverse. 
It first inhibits the interrupt acknowledge and saves 
accumulators onto the stack. Then lines 0074 to 0076 load 
the interrupt address OOSD into the interrupt vector in the 
!C6800 system. Pr~gram Lines 0079 to 0086 set the PIA1 to 
enable the interrupt in case of a transition of the PIA1 
input CB1 and set as output all the bits of the output 
register A and B. Lines 0088 to 0092 check the direction of 
the tape and load the code to recognize the block marks 26 
or 45, depending on whether the motion is forward or 
reverse. Line 0094 loads the block counter address 01AF (WC 
vord counter in the PDP - 9). Lines 0097 and 0099 clear the 
flags. Lines 009B to 009D vait for an interrupt and lines 
009E to 009F count the interrupts. When the block counter 
reaches zero, it retrieves the accumulators from the stack 
and returns the control to the main program. 
READ 
This subprogram reads a specified number of words from 
the tape. 
It starts by inhibiting the interrupt acknowledge and 
saving accumulators onto the stack. It then sets the PIA1 
so that control register A enables interrupt for a positive 
transition of CA1 and control register B enables interrupt 
for a positive transition of CB1. The output registers are 
set so that output register A is an output register and 
output register B is an input register. In lines OOBC to 
00C2r the mark track code 70 is set and stored in output 
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register A outputs 0 to 5. In lines OOC4 and OOC6, the 
interrupt vector is loaded vith the interrupt address 005D. 
In line OOc9. the current address is loaded with the 
current address location in 01B1 (CA in the PDP - 9). Lines 
oocc and OOCP clear the flags, and lines OOD2 to OOD4 wait 
for interrupt. Then a delay is set, to wait for the word to 
be shifted to the end of the shift register(see fig. 125). 
Next the output register is loaded into the accumulator A 
and stored at the address specified by the current address 
vector. The current address vector is incremented by one 
and the word counter is decremented by one. Lines OOEO to 
OOE3 check whether the last word is reached. If so, it then 
retrieves the accumulators and gives the control to the 
main program. 
WRITE 
This subprogram writes a specified number of words 
onto the tape in a desired block or blocks. It starts by 
inhibiting the interrupt acknowledge and saving 
accumulators. Then it sets the PIA to allow CA1 and CB1 
interrupts by low to high transition and CA2 as an output 
line. In addition, the output registers A and B are all set 
for outputs. This is done in lines OOEB to OOFC. The 
interrupt vector is stored. and the current address pointer 
is loaded in line 0103. In lines 0106 to 01on. the mark 
track code 
outputs o 
into the 
70 is set and stored in output register A 
to 5. In lines 0110 and 0112 a vord is loaded 
output register B (see fig. 125). Lines 0117 and 
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011A pull CA2 and CB2 high. The first one allows the shift 
register to load in parallel when the next clock pulse goes 
high. The second is the write enable signal which allows 
the write _. circuit to write a word onto the tape. Lines 011D 
and 0120 clear flags, and lines 0123 to 0125 wait for 
interrupt. The interrupt is set by the programmable 
decoder, when the 70 aark track is in the shift register. 
Iamediatly after the interrupt the CA2 line is set low, 
which allows the shift register to shift the word out in a 
series. Lines 012B and 0120 cause a saall delay, in order 
to allow the word to be shifted out of the shift register. 
Lines 0130 and 0131 increment the current address and 
decrement the word counter. Line 0132 checks whether it is 
the last word. If it is, the accumulators are retrieved 
from the stack, and the control is returned to the main 
program. 
FORMATING 
This subprogram formats the tape, writing the timing 
and mark tracks. It uses flag acknowledge mode instead of 
interrupts aode for detecting the hardware pulses. The 
flag is set by a positive pulse in the CA1 input in the 
PIA2. The CA1 input is driYen by the circuit shown in fig. 
124. 
Lines 0017 to 001E set the 22 code and make a loop for 
ten 22 codes enough to ensure end code detection when 
reading the mark track. Lines 0036 to 003D set the 26 code 
and lines 004B to 0052 set the 70 code. Accumulator B is 
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used as a counter for the number of words desired. The 
number of blocks is specified in memory location 01AD and 
is decremented in each loop between lines 0036 to 0064. 
rhe output line CA2 is used to enable the parallel load due 
to the circuit shown in fig. 124. 
The f olloving are the flow charts of the subprograms, 
as well as the 6800 machine language and assembler listing 
of the seven subprograms. 
STOP 
Inhibit interrupt 
acknowledge 
set error subroutine 
code 
set PIA output register 
for output bit transfer 
check bits of the 
status condition 
change the direction 
bit to zero 
f erase flags } 
l ju•p to display subroutine} 
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MOVE 
Inhibit interrupt inhibit interrupt 
acknowledge acknowledge 
save accumulators save accumulators 
A and B A and B 
load a reverse code load a f orvard code 
set PIA output register 
for output bit transfer 
store motion code into 
the output register 
clear flags 
IRQ A 
flag YES 
set 
NO 
retrieve 
accumulators 
go to main 
program 
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CHANGE 
inhibit interrupt 
acknowledge 
save accuaulators 
load the output register 
with the status condition 
change the direction bit 
140 ms. delay 
retrieve accumulators 
go to aain program 
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GENERAL SUBROUTINE 
programmable 
decoder 
interrupt 
YES 
return 
NO error 
message 
stop 
52 
53 
SEARCH 
inhibit interrupt 
acknowledge 
save accumulators A and B] 
load subroutine address 
set interrupt vector 
set PIA output register 
for output 
check direction and load 
the block mark track 
that corresponds to the 
current direction 
l clear flags ] 
f load block counter (WC) 
f enable interruptl 
A 
wait 
interrupt 
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inhibit interrupt 
decrement block counter (WC) 
A 
desired 
block NO 
YES 
retrieve accumulators 
go to aain program 
READ 
inhibit interrupt 
acknowledge 
save accumulators 
set PIA outpu~ register 
for output bit transfer 
load word mark track 
co3e into output register 
set interrupt address 
load the current address 
location (CA) . 
clear flags 
enable interrupt 
NO---
YES 
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B 
inhibit interrupt 
delay for set up the 
word in the shift register 
load output register 
store a vord in direction 
given by (CA) 
increment (CA) 
decrement (WC) 
last 
word NO 
YES 
retrieve accumulators 
go to aain 
program 
5& 
B 
WRITE 
inhibit interrupt 
acknowledge 
~ save accumulators] 
set PIA output register for 
output bit transfer in B 
and input bit transfer in A 
r set interrupt address 
load the current 
address location (CA) 
load the word mark track 
code into the output register A ~ 
"];;" 
load a word into the 
output register B 
l 
pull CA2 high 
pull CB2 high 
r 
1 
clear flags l 
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c 
58· 
enable interrupt c 
interrupt NO~__. 
YES 
inhibit interrupt 
push CA2 low 
delay for writing 
increment CA 
decrement we 
WC > 0 ___ ___. 
0 
push CB2 lov 
retrieve accumulators 
go to aain program 
FORMATING 
inhibit interrupt 
acknowledge 
set PIA2 output 
register for output 
bit transfer 
set counter to 10 
load 22 code 
into the output 
register of PIA2 
push CA2 PIA2 up 
NO flag 
D yes 
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D 
L NO counter=1 
E 
yes 
load 26 code into 
the output register 
of PIA2 
NO fl~ 
yes 
c ·lear flags I 
load 70 code 
into the output 
register of PIA2 
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E NO flag 
yes 
< 0 
yes 
push CA2 PIA2 down 
retrieve 
accumulators 
.go to main 
program 
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"OTOROLA ft68SA" CROSS-ASS"BLER 
!68SAM IS THE PROPERTY OF ftOTOBOLA SPD, INC. 
COPYRIGHT 1974 TO 1976 BY MOTOROLA INC 
MOTOROLA ft6800 CROSS ASSEMBLER. RELEASE 1.3 
0000 
0006 
OOBF 
oooc 
01B1 
8004 
8005 
8006 
8007 
4004 
4005 
01AF 
1000 
01BO 
ooco 
0040 
NAM DECTAPE 
* 
* 
* ORG 
DSPLY1 EQU 
STP EQU 
DSPLY2 EQU 
CURADD EQU 
PIA1 EQU 
PIA2 EQU 
PIA3 EQU 
PIA4 EQU 
PIA5 EQU 
PIA6 EQU 
WDCOUN EQU 
INTVEC EQU 
WDCOU2 EQU 
REVERS EQU 
FORWAR EQU 
* 
0 
06 
$BF 
soc 
$01B1 
$8004 
$8005 
$8006 
$8007 
$4004 
$4005 
S01AF 
$A000 
soi Bo 
$CO 
$40 
* SUBPROGRAM STOP 
* 
* THIS PROGRAM STOPS THE BOTION 
* OF THE DECTAPE 
* 0000 OP INIT1 DISABLE IRQ 
0001 86 06 
0003 B7 0184 
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0006 CE 8004 INIT2 
0009 6F 01 
SEI 
LDA A 
STA A 
LDX 
CLR · 
LDA l 
STA A 
LDA A 
STA A 
LDA A 
AND A 
STA A 
LDA A 
LDA A 
JMP 
IDSPLY1 
01848 
IPIA 1 
1,X 
ISCO 
o.x 
1$34 
PIA A SIDE ADDRESS 
ENABLE ACCESS TO DDRA 
OOOB 86 CO 
OOOD A7 00 
OOOF 86 34 
0011 A7 01 
0013 86 BF 
0015 A4 00 
0017 A7 00 
0019 A6 00 
001B A6 02 
0010 7E 0179 
1, x 
ISTP 
o,x 
O,X 
o.x 
2.x 
0179H 
ENABLE ACCESS TO 
OUTPUT REGISTER 
STOP !IOTION 
ERASE FLAGS 
ERASE FLAGS 
JU!P TO DISPLAY SUBB. 
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* 
* 
SUBPROGRAM MOVE 
•• 
* 
THIS PROGRAM STARTS THE !!OTION 
* 
OF THE DECTAPE 
* 0020 OF SE! DISABLE INTERRUPT 
0021 36 PSH A SAYE ACCU~ULATOR A 
0022 37 PSH B SAVE ACCOftULATOR l 
0023 C6 CO LDA B IREVERS LOAD BEVERSE CODE 
0025 20 05 BRA PROG 
0027 OF SEI DISABLE INTERRUPT 
0028 36 PSH A SAVE ACCUMULATOR A 
0029 37 PSH B SAVE ACCUMULATOR B 
002A C6 40 LDA B tFORWAR LOAD FORWARD CODE 
002C CE 8004 PROG LDX tPIA1 PIA INITIALIZATION 
002F 6F 01 CLR 1rX 
0031 86 co LDA A 1$CO 
0033 A7 00 STA A o.x 
0035 86 34 LDA A 1$34 
0037 A7 01 STA A 1.x 
0039 E7 00 STA B o,x START MOTION 
003B A6 00 LDA A OrX CLEAR FLAGS 
0030 A6 02 LDA A 2rX CLEAR FLAGS 
003F B6 8005 FLAG LD! A PIA2 LOAD CONTROL REGISTER 
0042 84 80 AND A 1$80 OF PIA 
0044 27 F9 BEQ FLAG CHECK FOR IRQ FLAG 
0046 33 POL B RETRIEVE ACCOftULATOR B 
0047 32 POL A RETRIEVE ACCUMULATOR A 
0048 39 RTS GO TO MAIN PROG. 
* 
* 
SUBPROGRAM CHANGE 
* 
* 
THIS PROGRAM CHANGE THE DIRECTION 
* 
OF MOVEMENT OF .THE TAPE 
* 0049 OF SE! DISABLE INTERRUPT 
0041 36 PSH A SAVE ACCUftULATOR A 
004B 31 PSH B SAVE ACCUMULATOR B 
004C B6 8004 LDA A PIA1 LOAD OUTPUT REGISTER 
004F 88 80 EOR A 1$80 CHANGE DIRECTION BIT 
0051 B7 8004 STA A PIA1 SET THE NEV DIRECTION 
0054 CE 4000 LDX tS4000 LOAD DELAY 
0057 09 DEL2 DEX DECRE!ENT DELAY 
0058 26 FD BNE DEL2 
0051 33 POL B RETRIEVE ACCUMULATOR B 
OOSB 32 POL A RETRIEVE ACCOMULlTOR A 
oosc 39 RTS GO TO PIAIN PROG. 
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* 
* 
GENERAL SUBRROUTINE 
* OOSD 7D 8007 SOBRTH TS!' PIA4 CHECK CB1 FLAG 
0060 2B 08 BM! OK NO ERR.? GO TO END 
0062 86 oc LDA A IDSPLY2 INITIALIZE DISPLY SUB. 
0064 B7 01AC STA A soi1c 
0067 7E 0006 JMP INIT2 GO TO STOP SUBPROGRAM 
006A B6 8004 OK LDA A PIA 1 CLEAR FLAGS 
006D B6 8006 LDA A PIA3 CLEAR FLAGS 
0070 3B RTI END OF SUBRROUTINE 
* 
* 
SUBPROGRAM SEARCH 
* 
* 
THIS PROGBAM SEARCHS AN SPECIFIC BLOCK 
* 0071 OF SEI DISABLE INTERRUPT 
0072 36 PSH A SAVE ACCUftULATOR A 
0073 37 PSH B SAVE ACCUMULATOR B 
0074 CE OOSD LDX ISUBRTN LOAD INTERRUPT ADDR. 
0077 FF AOOO STX IHTVEC STORE INTERRUPT VECTOR 
007A CE 8004 LOX IPIA1 LOAD PIA ADDRESS 
007D 6F 01 CLR 1, x 
007F 86 FF LDA A #$FF ALL BITS OF DDRA ARE 
0081 A7 00 STA A O,X OUTPUT 
0083 86 35 LDA A t$35 
0085 A7 01 STA A , , x SELECT OUTPUT REG. A 
0087 A7 03 STA A 3,X ENABLE INTERRUPT (CB1t 
0089 C6 69 LDA B 1$69 CODE FOR 26 MK. TRCK. 
008B A6 00 LDA A o,x 
008D 84 80 AND A 1$80 
008F 21 02 BEQ GO 
0091 C6 DA LDA B 1$DA CODE FOR 45 MK. TRCK,. 
0093 E7 00 GO STA B o,x 
0095 FE 01AF LDX WDCOON LOAD WORD COUNTER 
0098 16 02 BL KC ON LDA· A 2,X CLEAR FLAG 
009A OE CLI ENABLE INTERRUPT 
009B 3E WAI WAIT FOR INTERRUPT 
009C OF SEI DISABLE INTERRUPT 
0090 09 DEX DECREMENT BLOCK COUNT. 
009E 26 F8 BNE BLKCON 
OOAO 33 POL B RETRIEVE ACCU!ULATOR B 
OOA 1 32 POL A RETRIEVE ACCD!ULATOR A 
00A2 39 RTS GO TO MAIN PROG. 
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* 
* 
SUBPROGRAM READ 
* 
* 
THIS PBOGRAPI READS WORDS FROM THE TAPE 
* OOA3 OF SEI DESABLE INTERRUPT 
OOA4 36 PSH A SAVE ACCUPIULATOR A 
OOAS 37 PSH B SAVE ACCO"ULATOR B 
OOA6 CE 4004 LOX tPIAS PIA STARTING ADDRESS 
OOA9 6F 02 CLR 2,X 
OOAB 6F 03 CLR 3,X 
OOAD 86 00 LDA A i$0 
OOAF A7 01 STA A 1,X 
OOB1 A7 00 STA A O,X 
OOB3 86 04 LOA A 1$04 OUTPUT REGISTER ENABLE 
0085 A7 03 STA A 3,X 
OOB7 17 02 STA A 2,X 
OOB9 B6 8004 LDA A PIA 1 
OOBC 84 co AND A tSCO CODE FOR 70 KK. TRCK. 
OOBE SA 07 ORA A 1$07 
ooco B1 8004 STA A PIA1 
OOC3 CE OOSD LDX iSUBRTN LOAD INTERRUPT ADDR. 
OOC6 FF AOOO STX INTVEC STORE INTERRUPT VECTOR 
OOC9 PE 01B1 LDX CORADO COORRENT ADDRESS 
oocc B6 8006 LDA A PIA3 CLEAR FLAG 
OOCF OE READ CLI ENABLE INTERRUPT 
OODO 3E WAI WAIT FOR INTERRUPT 
OOD1 OF SEI DESABLE INTERRUPT 
OOD2 86 01 LDA A 1$01 DELAY FOR READ 
0004 4A DEL3 DEC A 
OODS 26 FD BNE DEL3 
0007 B6 4004 LDA A PIAS BEAD A WORD 
OODA 17 00 STA A O,X STORE A WORD 
OODC B6 4005 LDA A PIA6 READ SECOND WORD 
OODF A7 01 STA A , ,x ·sTORE SECOND WORD 
OOE1 08 INX INC. CURRENT ADDRESS 
OOE2 08 INX 
OOE3 7A 01BO DEC WDCOU2 DECRE!ENT WORD COUNTER 
OOE6 26 E7 BNE READ READ ANOTHER WORD 
OOES 33 POL B RETRIEVE ACCUMULATOR B 
OOE9 32 POL A RETRIEVE ACCUMULATOR A 
OOEA 39 RTS GO TO MAIN PROG. 
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* 
* SUBPROGRAM WRITE 
* 
* THIS PROGRAM WRITES WORDS INTO THE TAPE 
OOEB OF 
OOEC 36 
OOED 37 
OOEE CE 4004 
OOF1 6F 01 
OOF3 6P 03 
OOFS 86 FF 
OOF7 A7 00 
OOF9 A7 01 
OOFB 86 04 
OOFD A7 02 
OOFF A7 03 
0101 B6 8004 
0104 84 co 
0106 BA 07 
0108 B7 8004 
010B B6 8006 
010E CE 0050 
0111 FF AOOO 
0114 FE 01B1 
0117 B7 8007 
* 
011! 16 00 WRITE 
011C B7 4004 
011P A6 01 
0121 B7 4005 
0124 86 3D 
0126 B7 8005 
0129 B6 8006 
012C OE 
012D 3E 
012E OF 
012F 86 35 
0131 B7 8005 
0134 86 01 
0136 4A DEL4 
0137 26 FD 
0139 08 
013A 08 
013B 7A 01BO 
013E 26 DA 
0140 86 35 
0142 B7 8007 
0145 33 
0146 32 
0147 39 
SE! 
PSH A 
PSH B 
LDX 
CLR 
CLR 
LDA A 
STA A 
STA A 
LDA A 
STA A 
STA A 
LDA A 
AND A 
ORA A 
STA A 
LDA A 
LDX 
STX 
LDX 
STA A 
LDA A 
STA A 
LDA A 
STA A 
LDA A 
STA A 
LDA A 
CL! 
WAI 
SEI . 
LDA A 
STA A 
LDA A 
DEC A 
BNE 
INX 
INX 
DEC 
BNE 
LDA A 
STA A 
PUL B 
POL A 
RTS 
END 
tPIA5 
1. x 
3,X 
#$FF 
O,X 
1,X 
1$04 
2,X 
3,X 
PIA 1 
i$CO 
1$07 
PIA1 
PIA3 
ISUBRTN 
INTVEC 
CORADO 
P!A4 
O,X 
PIAS 
, • x 
PIA6 
1$30 
PIA2 
P!A3 
#$35 
PIA2 
1$0, 
DEL4 
WDCOU2 
WRITE 
1$35 
PIA4 
DESABLE INTERRUPT 
SAVE ACCU"ULATOR A 
SAVE ACCUMULATOR B 
LOAD PIA START ADDRESS 
OUTPUT ALL DDR BITS 
CODE FOR 70 MK. TRCK. 
CLEAR FLAGS 
LOAD INTERRUPT ADDR. 
STORE INTERRUPT VECTOR 
CURRENT ADDRESS POINT. 
PULL CB2 HIGH (R SIG.) 
WRITE THE WORDS 
PULL CA2 HIGH 
CLEAR FLAG 
ENABLE INTERRUPT 
WAIT FOR INTERRUPT · 
DESABLE INTERRUPT 
PUSH CA2 LOW 
DELAY FOR WRITING 
INCREMENT CURRENT ADDR. 
DECREMENT WORD COUNTER 
CHECK WORD COUNTER 
PUSH CB2 LOW 
RETRIEVE ACCUMULATOR B 
RETRIEVE ACCUMULATOR A 
GO TO MAIN PROGRAM 
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NAM FORMAT 
* 
* 
* 0000 ORG $0 
4004 P!AS EQO $4004 
01AD BLOKS EQO $01AD 
8006 PIA3 EQU $8006 
0000 36 PSH A 
0001 37 PSH B 
0002 CE 4004 LDX IPIA5 
0005 6F 02 CLR 2,X 
0007 6F 03 CLE 3,X 
0009 86 FF LDA A 1$FF 
OOOB A7 00 STA A o.x 
OOOD A7 01 STA A 1, x 
OOOF 86 34 LDA A t$34 DIRECTION REG. CA2 LOW 
0011 A7 02 STA A 2,X 
0013 A7 03 STA A 3,X 
0015 C6 OA END1 LDA B 1$0A 
0017 86 10 OTRA LDA A 1$10 22 MK. TRK. CODE 
0019 B7 8006 STA A P!A3 
001C 86 08 LDA A 1$08 
001E A7 01 STA A , • x 
0020 16 00 LDA A o,x CLEAR FLAGS 
0022 A6 01 LDA A 1,X 
0024 A6 02 FLAG2 LDA A 2,X 
0026 84 80 AND A 1$80 FLAG A 
0028 27 FA BEQ FLAG2 
002A 86 3D LOA A 1$3D POSH CA2 UP 
002C A7 02 STA · A 2,X 
002E SA DEC B 
002F 26 E6 BNE OTRA 
0031 7D 01AD TST BLOKS 
0034 27 33 BEQ FIN 
0036 86 10 BLK LDA A tS10 26 MK. TRK. CODE 
0038 B7 8006 STA A PIA3 
003B 86 48 LDA A 1$48 
0030 A7 01 STA A 1, x 
003F A6 02 FLAG3 LDA A 2,X 
0041 84 80 AND A 1$80 
0043 27 FA BEQ FLAG3 
0045 16 00 LDA A o.x CLEAR FLAGS 
0047 A6 01 LDA A , , x 
0049 C6 FF LOA B t$FF 
004B 86 92 OTRA2 LDA A 1$92 70 MK. TRK. CODE 
004D B7 8006 STA A PIA3 
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0050 86 00 LDA A 1$00 
0052 A7 01 STA A , , x 
0054 A6 02 FLAG4 LDA A 2,X 
0056 84 80 AND A 1$80 
0058 27 FA BEQ FLAG4 
OOSA A6 00 LDA A O,X CLEAR FLAGS 
oosc A6 01 LDA A , , x 
OOSE SA DEC B 
OOSF 26 EA BNE OTRA2 
0061 7A 01AD DEC BLOKS 
0064 26 DO BNE BLK 
0066 7E 0015 JflIP END1 
0069 86 34 FIN LDA A t$34 PUSH CA2 DOWN 
006B A7 02 STA A 2,X 
006D 33 PUL B 
006E 32 POL A 
006F 39 RTS 
END 
In the 
encountered. 
possible the 
state. 
DISCUSSION 
present thesis 
The solution 
accoaplishment 
several 
Of the 
of the 
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difficulties were 
most of them aade 
work in its present 
The first big difficulty was related with the noise in 
the system. The signal from the tape is a 20mV wave with a 
very low signal to noise ratio. This caused a false 
triggering of the read-comparator, resulting in an 
erroneous reading from the tape. After several tries, 
using hysteresis and filters, a final design was developed 
which increassd the signal to noise ratio considerably and 
gave a clear read out wave. The hysteresis circuit was 
finally replaced by a better design using an input low pass 
filter, which worked fine when experimentally tested. 
The interference problem resulted because of the 
physical proximity of the wires coming from the read/write 
heads. In the original PDP - 9 read/write amplifier, a 
ground is provided all around the board and precau~ions had 
been taken to shield the conductors to the heads. A good 
and a stable ground solved this problem. 
The second major problem was an apparen~ interference 
between the tiaing and mark track that distorts the mark 
track in each positive transition of the ~ime track. This 
problem, that probably produced the false readings, vas 
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solved later using a pull up resistor of 1K ohms in the 
output of the read buffers !C8T97P. The lack of 
specification data about this chip did not allow an early 
solution to the problem. 
Tape degradation due to excessive use and frequent 
handling caused a delay in the work. ls a matter of fact. 
several reformatings were necessary to achieve the correct 
read out. 
When a second 6821 PIA was connected. the A and B 
sides (8 bit/each) of this new PIA supposed to be used for 
reading and writing the 16 bit word. using the two 
consecutivs aemory locations 4004 and 4005 (memory location 
for the output register of the new PIA). Nevertheless. 
when the word loaded into the read/write registers were 
checked with the logic analyzer. it shoved an incorrect 
word being loaded from the A side and a correct one being 
loaded from the B side. This behaivor is due to the 
difference in the hardware of the two sides of the PIA. 
The A side is a TTL compatible input/output peripheral 
line. while the B side has a three state buffering betve~n 
the output register and the peripheral lines such that the 
MPU will read the current contents of the outpu~ register 
for those bit-positions programmed as outputs. The word 
from the A side was distorted because of the loading into 
the read/write registers. This problem was solved using 
the output register B of the preYious PIA already connected 
in the microprocessor kit. 
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Finally, when the information loaded into the 
read/write registers were checked, it vas found that the 
pulse that loads in parallel into the read/write registers, 
inhibits two timing pulses, making the register lose 
information. This problem was solved, making the parallel 
load pulse respond to a negative clock transition instead 
of the positive one and changing the clock pulse from a 
square wave to a train of impulses at each positive 
transition of the previous pulse clock so that only one 
impulse is present when the load pulse is high. This was 
needed, because the 74299 Universal Shift Register requires 
a clock pulse synchronous with the parallel load pulse in 
the input so. Whenever this input is low, the clock pulses 
make the shift register shift in serial form. 
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CONCLUSIONS 
The following conclusions aim to help the further 
continuation of the present work. 
Due to the difficulties encountered in the present 
work, the final circuit does not perform the complete set 
of functions. 
The read out of the aark and timing tracks have been 
achieved, making the Stop, Move, search, and Change of 
Direction subprograms work as expected. The read and write 
subprograms, were tested in the 8 bit case and proved to 
work well. For incorporating the 16 bit word into the 
existing system, several changes in the hardware as well as 
in the software had to be made which affected the 
performance of the circuit. 
The words that were written and read have been checked 
carefully and proved to be correct in most of the cases. A 
formating subprogram was. designed that writes the codes 22, 
26 and 70, with the feature (same as in the PDP - 9) of 
variable word size (number of 70 mark track. Tested 
initially with FF hexadecimal blocks) and variable block 
size (number of 26 mark track. Tested initially with FF 
hexadeciaal blocks). 
The tape was formated and the different mark codes 
were successfully read with the only problem that 
unexpected 22 marks were found all over the tape. To solve 
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these problems, a careful check of all ti•ing signals must 
be done to ensure an appropiate synchronization of the 
timing and mark track signals. 
Finally, the 6800 aicroprocessor proved to be powerful 
enough to accomplish this project, but a few disadvantages 
are worth pointing out. First, the low frequency system 
clock of 614.4 KHz make the operations of read and write 
very critical. For instance the read and store operations 
have to be done twice while the information is 
simultaneously serially shifted into the read/write 
registers. Second, the lack of more 16 bit work registers 
in the CPU make difficult operations like using the index 
register as a pointer for reading or writing words into the 
microprocessor memory. This makes it impossible (without a 
big amount of software complication) to use as an 
intermediate storage register for loading both PIA sides at 
the same time, an operation that would be desirable if it 
had been possible. 
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